• 专利附录
  • 专利说明
  • 权利要求
  • 类似技术
  • 同族专利
  • 引用文献
  • 法律状态
  • 优先权
    • 专利摘要:
    DC/DC converter in "L". The present invention refers to a DC/DC "L" converter circuit with various configurations to obtain a Boost (Booster) or Buck (Reducer) type converter, allowing to decrease the voltage and capacitance of the capacitors, reduce the voltage values media supported by diodes and transistors and reduce the levels and ripple of the current flowing through them. The converter, in its most basic configuration, comprises a coil (L1); a first capacitor (C1) in series with a third capacitor (C3), where the first capacitor is connected to a first voltage (V1) and where the first capacitor in series with the third capacitor is connected to a second voltage (V2); a first transistor (Q1) connected in series with a third transistor (Q3) and connected to the second voltage (V2). The interconnection (A') between the first transistor and the third transistor is connected to the interconnection (A) between the first capacitor and the third capacitor with coil interposition. (Machine-translation by Google Translate, not legally binding)
    公开号:ES2767473A1
    申请号:ES201831230
    申请日:2018-12-17
    公开日:2020-06-17
    发明作者:Lillo Abelardo Salvo；Lillo David Salvo；Lerma Antonio Poveda；Soriano Jose Luis Camps；Calabuig Sergio Molla
    申请人:Power Electronics Espana SL；
    IPC主号:
    专利说明:

    [0004] FIELD OF THE INVENTION
    [0005] The present invention relates to new topologies of a DC / DC converter circuit in L.
    [0006] The technical field of the invention falls within the field of voltage conversion and especially in the conversion of high voltages with high currents as it happens in power converters, motor controllers and solar and wind energy generation systems.
    [0008] BACKGROUND OF THE INVENTION
    [0009] In the state of the art, “Boost” or “booster” converters are known, which are a type of DC / DC converter in which a higher direct voltage is obtained at the output of the converter than the direct voltage at its input. Likewise, "Buck" or "reducers" converters are known, which are a type of DC / DC converter in which a DC voltage lower than the DC voltage at its input is obtained at the converter output. The DC / DC converter is a type of switched power supply that contains switching elements (diodes and / or transistors) and elements for storing energy (capacitors and / or coils). In high voltage and / or high current applications as occurs in power converters, capacitors are the limitation of the converter circuit since they are the components that must withstand the highest voltage and must therefore be dimensioned for this purpose.
    [0010] Taking into account the problems of the state of the art mentioned above, it would therefore be desirable to find a DC / DC converter that overcomes the aforementioned drawbacks.
    [0012] DESCRIPTION OF THE INVENTION
    [0013] In one aspect of the invention, an L / DC converter is proposed, the particularity of which is that the output capacitor is not subjected to the output voltage exclusively but to the output voltage minus the input voltage, which in the case of converters type "boost" or "risers", the input voltage is lower than the output voltage.
    [0014] Yet another advantage is that unlike state-of-the-art converters Technique where there is only one capacitor subjected to the output voltage, in the present invention there are at least two capacitors, one capacitor subjected to the input voltage and another capacitor subjected to the output voltage minus the input voltage.
    [0015] In an embodiment of the invention, a "L" DC / DC Converter (simple) is described, comprising: a first coil (L1); a first capacitor (C1) in series with a third capacitor (C3), where the first capacitor (C1) is configured to be connected to a first voltage (V1) and where the first capacitor (C1) in series with the third capacitor ( C3) are configured to be connected to a second voltage (V2); and, a first transistor (Q1) connected in series with a third transistor (Q3) and configured to be connected to the second voltage (V2). Where an interconnection point (A ') between the first transistor (Q1) and the third transistor (Q3) is connected with an interconnection point (A) between the first capacitor (C1) and the third capacitor (C3) with interposition of the first coil (L1). Optionally, the DC / DC converter in "L" can work in Boost type, for which the third transistor (Q3) works as a diode (D3), the first voltage (V1) is an input voltage and the second voltage ( V2) is an output voltage, where the second voltage (V2) is greater than the first voltage (V1).
    [0016] In another embodiment of the invention, a Bidirectional Dual L / DC Converter is described which additionally comprises: a second capacitor (C2), a fourth capacitor (C4), a second transistor (Q2), a fourth transistor (Q4 ) and a second coil (L2); such that: the third capacitor (C3), the first capacitor (C1), the second capacitor (C2) and the fourth capacitor (C4) are connected in series (C3-C1-C2-C4) and are configured to be connected to the second voltage (V2) and the first capacitor (C1) in series with the second capacitor (C2) (C1-C2) are configured to be connected to the first voltage (V1); and, the first transistor (Q1) and the second transistor (Q2) are connected in series and connect with the first voltage through the first coil (L1) and the second coil (L2), respectively, and with the second voltage (V2) by means of the third transistor (Q3) and the fourth transistor (Q4), respectively, the interconnection point (A ') being between the first transistor (Q1) and the second transistor (Q2) connected to the interconnection point (A) between the first capacitor (C1) and the second capacitor (C2). In order for the Bidirectional Dual “L” DC / DC Converter to operate as a Boost type, the third transistor (Q3) and the fourth transistor (Q4) operate as diodes (D3, D4) in reverse bias, the first voltage (V1) is an input voltage and the second voltage (V2) is an output voltage, where the second voltage (V2) is greater than the first voltage (V1). In order for the Bidirectional Dual “L” DC / DC Converter to operate as a Buck type, the first transistor (Q1) and the second transistor (Q2) operate as diodes (D1, D2) in reverse bias, the first voltage (V1) is an output voltage and the second voltage (V2) is an input voltage, where the second voltage (V2) is greater than the first voltage (V1).
    [0017] In another embodiment of the invention, an Interleaved Bidirectional Dual L / DC Converter is described which additionally comprises "n" levels where each level "i" is comprised between 1 and n, and where each level "i" comprises: a itercer transistor (Qi.3), an i-first transistor (Qi.1), an i-second transistor (Qi.2) and an i-fourth transistor (Qi.4) connected in series, and an i-first coil (Li.1) and an i second coil (Li.2); such that the i-first transistor (Qi.1) and the i-second transistor (Qi.2) are connected in series and connect to the first voltage (V1) through the i-first coil (Li.1) and the i-second coil (Li.2), respectively, and with the second voltage (V2) by means of the i-third transistor (Qi.3) and the i-fourth transistor (Qi.4), respectively, the point of interconnection (B, C, D) between the i-first transistor (Qi.1) and the i-second transistor (Qi.2) connected to the interconnection point (A) between the first capacitor (C1) and the second capacitor ( C2). For the Interleaved Bidirectional Dual “L” DC / DC Converter to work as Boost type, the third transistor (Q3), the fourth transistor (Q4), the i-third transistor (Qi.3), the i-fourth transistor ( Qi.4) work as diodes (D3, D4, Di.3, Di.4) in reverse bias, the first voltage (V1) is an input voltage and the second voltage (V2) is an output voltage, where the second voltage (V2) is greater than the first voltage (V1). For the Interleaved Bidirectional Dual “L” DC / DC Converter to function as Buck type, the first transistor (Q1), the second transistor (Q2), the i-first transistor (Qi.1), and the i-second transistor ( Qi.2) work as diodes (D1, D2, Di.1, Di.2) in reverse bias, the first voltage (V1) is an output voltage and the second voltage (V2) is an input voltage, where the second voltage (V2) is greater than the first voltage (V1).
    [0018] In another embodiment of the invention, a Total Interleaved Bidirectional Dual L / DC Converter is described, which additionally comprises switches (P1, P2, P3, P4) to connect an input and an output of the circuit with the first voltage ( V1) and with the second voltage (V2) interchangeably.
    [0020] BRIEF DESCRIPTION OF THE FIGURES
    [0021] Figure 1.- Shows an embodiment of the L / DC converter circuit according to the present invention.
    [0022] Figure 2.- Shows the DC / DC converter circuit in L of Figure 1 with the transistor in conduction state.
    [0023] Figure 3.- Shows the DC / DC converter circuit in L of Figure 1 with the transistor in the cut-off state.
    [0024] Figures 4A and 4B.- Shows a simulation of the L / DC converter circuit in Figure 1 where the currents in the circuit components are shown.
    [0025] Figure 5.- Shows a simulation of the L / DC converter circuit in Figure 1 where the voltages in the circuit components are shown.
    [0026] Figure 6.- Shows an embodiment of the Dual or split L-DC / DC converter circuit according to the present invention.
    [0027] Figure 7A, 7B and 7C.- They show a simulation of the Dual L / DC converter circuit of Figure 6 where the currents in the circuit components are shown.
    [0028] Figure 8.- Shows a simulation of the Dual DC / DC converter circuit in Figure 6 where the voltages in the circuit components are shown.
    [0029] Figure 9.- Shows an embodiment of the Bidirectional Dual L / DC Converter circuit according to the present invention.
    [0030] Figure 10.- Shows the Bidirectional Dual DC / DC L-Converter circuit of Figure 9 operating in buck mode.
    [0031] Figure 11A and 11B.- They show a simulation of the Bidirectional Dual L / DC Converter in Figure 9 where the currents in the circuit components are shown.
    [0032] Figure 12.- Shows a simulation of the Bidirectional Dual L / DC Converter in Figure 9 where the voltages in the circuit components are shown.
    [0033] Figure 13.- Shows an embodiment of the Interleaved Bidirectional Dual L / DC Converter circuit for n = 3 levels according to the present invention.
    [0034] Figures 14A to 14D and 16A to 16D.- They show a simulation of the Interleaved Bidirectional Dual L / DC Converter circuit for n = 3 levels in Figure 13 where the currents in the circuit components are shown.
    [0035] Figure 15.- Shows a simulation of the Interleaved Bidirectional Dual L / DC Converter circuit for n = 3 levels in Figure 13 where the voltages in the circuit components are shown.
    [0036] Figure 17.- Shows an embodiment of the Total Bidirectional Dual L / DC Converter circuit according to the present invention.
    [0037] PREFERRED EMBODIMENT OF THE INVENTION
    [0038] An illustrative embodiment of the invention is described below, by way of illustration and not limitation.
    [0039] An embodiment of the DC / DC converter circuit in L (1) is shown in Figure 1. The L / DC converter circuit is made up of input capacitor C1, output capacitor C3, coil L1, diode D3 and transistor Q1 in the configuration shown in Figure 1. Alternatively, diode D3 can be replaced by a Q3 transistor making it work as a diode. The DC / DC converter in L, according to the configuration shown in Figure 1, has its input connected to an input voltage V1 and an output connected to the LD load subjected to the output voltage V2. The L / DC / DC converter comprises:
    [0040] • input capacitor C1 in parallel with transistor Q1, and coil L1 connected in series between input capacitor C1 and transistor Q1; • the output capacitor C3, in parallel with the diode D3, and the input capacitor C1 in series.
    [0041] The input capacitor C1 is subjected to the input voltage V1. The input capacitor C1 in series with the output capacitor C3 are subjected to the output voltage V2, and the diode D3 in series with the transistor Q1 are also subjected to the output voltage V2. Therefore, the output capacitor C3 is advantageously subjected to the output voltage V2 minus the input voltage V1.
    [0042] The DC / DC converter in L shown in Figure 1 works as a Boost converter, with the advantage that the output capacitor C3 supports a voltage lower than the total output voltage V2, as a consequence of having the constant supply of the voltage V1 input. Applying Kirchhoff to the mesh formed by the load voltage LD, the output capacitor C3 and the input voltage V1, we will have:
    [0044] V2 = V_C3 + V1 Eq. 1
    [0046] The relationship between the input voltage V1 and the output voltage V1 depending on the duty cycle "Dboost" (‘duty’) is:
    [0048] V2 / V1 = 1 / (1-Dboost) Eq. 2
    [0050] Dboost being a value between 0 and 1, inclusive.
    [0051] The equation Eq. 1 and Eq. 2 obtain the relationship between the input voltage V1 and the voltage at the output capacitor V_C3 according to the duty cycle:
    [0053] V_C3 / V1 = Dboost / (1-Dboost) Eq. 3
    [0055] Following the same procedure, but looking for the relationship between the output capacitor voltage V_C3 and the output voltage V2, we obtain:
    [0057] V2 / V_C3 = 1 / Dboost Ec. 4
    [0059] The average value of the voltage supported by transistor Q1 is the input voltage V1, minus the possible conduction losses that may occur in the input circuit. On the other hand, the value of the average voltage supported by diode D3 is the output capacitor voltage, V_C3. The voltage peak supported by both transistor Q1 and diode D3 is the value of the output voltage V2.
    [0060] During the switching of transistor Q1, there will be two states. In the first state, transistor Q1 is on, shorting coil L1 with the input source, charging coil L1. Meanwhile, capacitor C3 is discharged on the LD charge, that is, the output of the DC / DC converter circuit in L. In this first state, the circuit would be as shown in Figure 2.
    [0061] In the next state, transistor Q1 is open, leading to diode D3. Therefore, coil L1 discharges its charge on capacitor C3 (charging capacitor C3) and on charge LD, as shown in Figure 3.
    [0062] Figure 4A shows the currents in coil L1, diode D3, and transistor Q1. Figure 4B shows the currents at the input capacitor C1, the output capacitor C3 and at the LD load. All currents shown in Figures 4A and 4B correspond to a value for the "Dboost" duty cycle of 0.5 (50%).
    [0063] Figure 5 shows the input voltage V1, the output voltage V2 and the voltage at the output capacitor V_C3, with a value for the "Dboost" duty cycle of 0.5 (50%). Figure 5 shows that for an input voltage V1 of 400 volts, V2 is 800 volts and V_C3 is 400 Volts. The same L-converter with a “Dboost” duty cycle value of 0.25 (25%) and a Vin input voltage of 400V would have a Vout of 533.3V and a V (C0uT) of 133.3V. The same DC / DC to L converter with a “Dboost” duty cycle value of 0.75 (75%) and an input voltage V1 of 400V would have V2 of 1600V and a V_C3 of 1200V.
    [0064] An embodiment of the dual or split L-DC / DC converter circuit is shown in Figure 6. The dual DC / DC to L converter circuit is based on the DC / DC to L converter circuit since the dual DC / DC to L converter circuit comprises two mirror-connected DC / DC to L converter circuits. In this way, it is achieved that both the input and output capacitors support even less voltage in the dual L topology (fig. 6) compared to the L topology (fig. 1). In the dual L topology shown in Figure 6, the dual L / DC converter circuit is comprised of four C1-C4 capacitors, two L1-L2 coils, two D3-D4 diodes, and two Q1-Q2 transistors in the configuration shown in Figure 6. Like the circuit shown in Figure 1, in the dual DC / DC converter circuit in L the two diodes D3-D4 can be replaced by two transistors working as diodes, so that in this case the topology it would be bidirectional.
    [0065] The dual DC / DC converter (fig. 6 - 2), according to the configuration shown in Figure 6, comprises: capacitor C3, capacitor C1, capacitor C2 and capacitor C4 connected in series, where the four capacitors (C3-C1-C2-C4) are configured to be connected to the output voltage V2 and the two central capacitors C1 and C2 are configured to be connected to the input voltage V1; the transistor Q1 connected in series with the transistor Q2 that connect with the input voltage V1 through two coils (L1-L2) and with the output potential V2 through two diodes (D3-D4) in reverse bias, the point of interconnection being (A ') between the transistors (Q1-Q2) connected to the interconnection point (A) between the two central capacitors (C1-C2).
    [0066] Analyzing the dual L circuit in Figure 6, it can be deduced that the voltage supported by the output capacitor V_C3 is halved, dividing between the two output capacitors (C3-C4), in this way the output voltage be:
    [0069] Additionally, it can be seen that the input voltage V1 is no longer supported by a single capacitor, but is divided between the input capacitors (C1-C2), each supporting half the voltage, unlike the Converter in L, which had to withstand all input voltage. So:
    [0073] This allows, in the dual L-circuit, to reduce the capacitor capacity by half, compared to the L-converter. In addition, it should be noted Advantageously, the average voltage value supported by the diodes (D3-D4) and the transistors (Q1-Q2) is halved, and the peak value of the supported voltage is no longer the output voltage value V2, but which is half of said output voltage V2. Figures 7A-7C show currents and Figure 8 voltages from a simulation of the dual L converter. Figure 7A shows the currents in coils L1 and L2, as well as in the LD load. Figure 7B shows the currents in diodes D3 and D4 as well as in transistors Q1-Q2. Figure 7C shows the currents in the input capacitors C1 and C2 and also in the output capacitors C3 and C4.
    [0074] It can be seen that the behavior in the dual L-converter (Figures 7A-7C) is the same as the L-converter (Figures 4A-4B), where the capacitors in the dual L-circuit have half the capacity than in the L-circuit capacitors.
    [0075] Figure 8 shows the input voltage V1, the output voltage V2 and the voltages at the input capacitors V_C1, V_C2 and at the output capacitors V_C3, V_C4, with a value for the "Dboost" duty cycle of 0, 5 (50%). Figure 8 shows that for an input voltage V1 of 400 volts, the output voltage V2 is 800 volts and the voltage at the input and output capacitors V_C1, V_C2, V_C3, V_C4 is 200 Volts. The same dual L converter with a “Dboost” duty cycle value of 0.25 (25%) and an input voltage V1 of 400V would have an output voltage V2 of 533.3V and a voltage across the capacitors input (V_C1, V_C2) that is maintained at 200V and a voltage at the output capacitors of 66.67V. That is, the voltages of the input capacitors in the dual L-converter is half that of the L-converter, regardless of the duty cycle.
    [0076] The L and dual L converters shown in Figures 1 and 6 respectively are "boost" or "riser" type converters. Next, “bidirectional” converters will be shown, that is, they can behave as “boost” (elevators) or as “buck” (reducers).
    [0077] The bi-directional dual L-converter is shown in Figure 9. The bidirectional dual L / DC converter, according to the configuration shown in Figure 9, comprises: four C3-C1-C2-C4 capacitors, where the four C3-C1-C2-C4 capacitors are configured to be connected to the voltage output V2 and the two central capacitors C1-C2 are configured to be connected to the input voltage V1; and, four transistors in series Q3-Q1-Q2-Q4, which are connected to the output voltage V2 and where the central transistors Q1-Q2 are connected to the input voltage V1 through two respective coils L1-L2, the interconnection point (A ') between the central transistors Q1-Q2 being connected to the interconnection point (A) between the two central capacitors C1-C2.
    [0078] Therefore, the configuration of the Bidirectional Dual L-DC / DC converter is equivalent to the configuration of the Dual L-DC / DC converter where the diodes D3-D4 are replaced by two Q3-Q4 transistors.
    [0079] In the topology of the Dual Bidirectional DC / DC converter in L (fig. 9) two operating modes must be distinguished: Buck and Boost.
    [0080] When it is required to obtain more voltage at output V2 than at input V1, the bidirectional Dual L / DC Converter will operate in Boost mode, behaving identically to the Dual L / DC / DC Converter (Figures 6 to 8). To do this, transistors Q3 and Q4 will always be kept open (driving by diode D3-D4), and transistors Q1 and Q2 will be switched.
    [0081] On the contrary, when it is required to obtain less voltage in V1 than in V2, the input (now V2) and the output (now V1) are exchanged, the bidirectional dual L-DC / DC Converter will work in Buck mode, working in the opposite direction to the previous one (Boost mode). To do this, transistors Q1 and Q2 will always be kept open (driving by diode D1-D2), and transistors Q3 and Q4 will be switched. In this way, the bidirectional dual L / DC converter operating in Buck mode would have a behavior as shown in Figure 10. In this operating mode, V2 becomes the voltage input, and V1 the voltage output, being able to control the voltage of V1 from a maximum voltage equal to the voltage V2 up to the minimum voltage required. Therefore, analyzing the DC / DC circuit of Figure 10, it can be seen how the voltage supported by the capacitors V_C3 and V_C4, will increase as V1 decreases, according to the following expression:
    [0085] The relationship between the voltage V2 and V1 according to the duty cycle (D_buck) in Buck mode will be:
    [0087] V1 / V2 = D_buck
    [0089] Substituting this equation in the previous one and operating, the relationship between the voltage and the input capacitors is obtained:
    [0090] V_C3 / V2 = V_C4 / V2 = ((1-D_buck)) / 2
    [0092] Figures 11A-11B and 12 show currents and voltages from a simulation of the Bidirectional Dual L / DC Converter operating in Buck mode. Figure 11A shows the currents at input “R_V1” (equivalent to placing a resistor R in V1 subjected to voltage V1), in coils L1 and L2, and in transistors Q3 and Q1. Figure 11B shows the currents in capacitors C1, C2, C3 and C4. It can be seen that the behavior is the same as the Dual L-converter, but in Buck operating mode. The current in the coils in the Buck mode of operation (Figure 11A) has the opposite direction to the currents in the Boost mode of operation (Figure 7A).
    [0093] Figure 12 shows the voltage V1 and the voltage V2 and the voltages at the capacitors V_C1, V_C2, V_C3, V_C4, with a value for the "Dboost" duty cycle of 0.5 (50%). Figure 12 shows that for an input voltage V2 of 800 volts, the output voltage V1 is 400 volts and the voltage at the input and output capacitors (V_C1, V_C2, V_C3, V_C4) is 200 Volts. The same bi-directional dual L-converter in Buck mode with a “Dboost” duty cycle value of 0.75 (75%) and an input voltage of V2 of 800V would have an output voltage of V1 of 600V and a voltage of at the input capacitors (V_C3, V_C4) of 100V and a voltage at the output capacitors (V_C1, V_C2) of 300V. Therefore, it can be said that the bidirectionality of the Dual Bidirectional L-converter lies in the ability to increase voltage in V2 from V1, and in lower voltage in V1 from V2.
    [0094] Based on the Bidirectional Dual L-shaped DC / DC Converter, Figure 13 shows the Bidirectional Dual L-shaped DC / DC Converter “n” level interlacing or simply “Interlaced” (fig.13 - 4). The "n" level Interleaved Dual Bidirectional DC / DC Converter, according to the configuration shown in Figure 13, comprises: the four capacitors C3, C1, C2 and C4 connected in series, where the four capacitors (C3-C1- C2-C4) are configured to be connected to voltage V2 and the two central capacitors (C1-C2) are configured to be connected to voltage V1. The voltage V1 is the input voltage and V2 is the output voltage in Boost mode, and vice versa in Buck mode. The "n" level Interleaved Dual Bidirectional DC / DC Converter additionally comprises "n" levels, where each level "i" is a natural number between "1" and "n" and where each level "i" is formed by four transistors in series (Qi3-Qi1-Qi2-Qi4), which are connected to voltage V2 and where the central transistors (Qi1 Qi2) are connected to the V1 voltage by means of two coils (Li.l-Li.2), the point of interconnection (B, B ', B ", B'") being between the central transistors (Qi1, Qi2) connected to the interconnection point (A, A ', A'',A''') between the two central capacitors (C1, C2).
    [0095] The operation of the Interleaved Bidirectional Dual L / DC Converter is identical to the Dual Bidirectional DC / DC L Convertor, with the advantage that the input and output current is distributed equally by each of the levels. In addition, the current is offset according to the number of levels equivalently:
    [0097] Offset = (360 °) / (n ° levels)
    [0099] The main added advantages of this topology is the decrease in circulating current for each switched bridge and coil, in addition to the decrease in current ripple and output voltage. The more levels are intertwined, the more the curl will decrease.
    [0100] Figures 14A-14D (Boost) and 16A to 16D (Buck) show currents and Figure 15 voltages from a simulation of the 3-level Interleaved Bidirectional Dual L / DC Converter (n = 3).
    [0101] Figure 14A shows the currents in coils L1.1, L2.1 and Ln.1. Figure 14B shows the currents in transistors Q1.3, Q2.3 and Qn.3. Figure 14C shows the currents in transistors Q1.1, Q2.1 and Qn.1. Figure 14D shows the currents in the output capacitor C3 and the input capacitor C1 as well as the current in the load (a load resistance that would be subjected to the voltage V2 is placed in V2). You can see how the average value in the coils is 1/3 with respect to the Bidirectional Dual L / DC Converter, in addition to the current being out of phase. If the current ripple in the load is analyzed, it is 0.22%, while in the same non-interlaced converter it would be 1.95%.
    [0102] Figure 15 shows the voltage V1 and the voltage V2 and the voltages on the capacitors (V_C1, V_C2, V_C3, V_C4), with a value for the "Dboost" duty cycle of 0.5 (50%). Figure 15 shows that for an input voltage V1 of 400 volts, the output voltage V2 is 800 volts and the voltage at the input and output capacitors (V_C1, V_C2, V_C3, V_C4) is 200 Volts. In Figure 16D it can be seen how the currents in the capacitors behave the same as in the dual topologies, maintaining their advantage in addition to adding the interlacing advantage:
    [0103] • Distribution of current between the coils and transistors.
    [0104] • Decreased curling at the exit.
    [0105] The same 3-level Interleaved Bidirectional Dual L-DC / DC Converter in Buck mode (Figures 16A-16D) has the inverse direction of currents in Boost mode of operation (Figures 14A-14D).
    [0106] Finally, the Total Bidirectional Dual DC / DC L-Converter is shown in Figure 17. The Total Bidirectional Dual L / DC / DC Converter, according to the configuration shown in Figure 17, comprises: four series capacitors (C3-C1 -C2-C4), where the four capacitors (C3-C1-C2-C4) are configured to be connected to voltage V2 through switches P3-P4 or to voltage V1 through switches P1-P2, and the two central capacitors (C1-C2) are configured to be connected to the same voltages (V1, V2) in the opposite way (V2-V1) by means of the switches P1, P2, P3 and P4; in this way if the four capacitors (C3-C1-C2-C4) in series are connected to V2, the two central capacitors (C1, C2) are connected to V1 and vice versa. Additionally, the Total Bidirectional Dual L / DC Converter comprises four series transistors (Q3-Q1-Q2-Q4), which are connected to the same voltage as the four series capacitors (C3-C1-C2-C4) and where the central transistors (Q1-Q2) are connected to the same voltage as the two central capacitors (C1, C2) by means of two respective coils (L1-L2), the point of interconnection (A ') being between the central transistors ( Q1-Q2) connected to the interconnection point (A) between the two central capacitors.
    [0107] Unlike the topology of the Bidirectional Dual DC / DC L Converter, in which bidirectionality lies in the ability to increase voltage in one direction and lower voltage in the other direction, this Topology of Dual Bidirectional Dual L / DC Converter It allows total bidirectionality, thanks to the ability to change the input for the output, and always work in a single operating mode. Being able to raise and lower tension in either direction.
    [0108] Furthermore, this topology can be extended to a Total Interleaved Bidirectional Dual L / DC Converter, where the advantage of an interlaced converter would be obtained together with the total bidirectionality of the converter.
    [0109] The graphs of currents and voltages would be equivalent to the Buck or Boost operating mode of the Dual Bidirectional DC / DC L-Converter, and if they are interlaced, to the Interlaced Total Bidirectional Dual L / DC Converter.
    权利要求:
    Claims (9)
    [1]
    1. DC / DC converter in "L" (1), characterized in that it comprises:
    • a first coil (L1);
    • a first capacitor (C1) in series with a third capacitor (C3), where the first capacitor (C1) is configured to be connected to a first voltage (V1) and where the first capacitor (C1) in series with the third capacitor (C3) are configured to be connected to a second voltage (V2);
    • a first transistor (Q1) connected in series with a third transistor (Q3) and configured to be connected to the second voltage (V2); and, where an interconnection point (A ') between the first transistor (Q1) and the third transistor (Q3) is connected with an interconnection point (A) between the first capacitor (C1) and the third capacitor (C3) with interposition of the first coil (L1).
    [2]
    2. "L" DC / DC converter, according to claim 1, characterized in that when the third transistor (Q3) works as a diode (D3), the first voltage (V1) is an input voltage and the second voltage (V2 ) is an output voltage, where the second voltage (V2) is greater than the first voltage (V1).
    [3]
    3. "L" DC / DC converter, according to claim 1, characterized in that it additionally comprises: a second capacitor (C2), a fourth capacitor (C4), a second transistor (Q2), a fourth transistor (Q4) and a second coil (L2); so that:
    • the third capacitor (C3), the first capacitor (C1), the second capacitor (C2) and the fourth capacitor (C4) are connected in series (C3-C1-C2-C4) and are configured to be connected to the second voltage (V2) and the first capacitor (C1) in series with the second capacitor (C2) (C1-C2) are configured to be connected to the first voltage (V1); and, • the first transistor (Q1) and the second transistor (Q2) are connected in series and connect with the first voltage through the first coil (L1) and the second coil (L2), respectively, and with the second voltage (V2 ) by means of the third transistor (Q3) and the fourth transistor (Q4), respectively, the point of interconnection (A ') being between the first transistor (Q1) and the second transistor (Q2) attached to the interconnection point (A) between the first capacitor (C1) and the second capacitor (C2).
    [4]
    4. DC / DC converter in "L", according to claim 3, characterized in that when the third transistor (Q3) and the fourth transistor (Q4) work as diodes (D3, D4) in reverse bias, the first voltage (V1) is an input voltage and the second voltage (V2) is an output voltage, where the second voltage (V2) is greater than the first voltage (V1).
    [5]
    5. "L" DC / DC converter, according to claim 3, characterized in that when the first transistor (Q1) and the second transistor (Q2) work as diodes (D1, D2) in reverse bias, the first voltage (V1) is an output voltage and the second voltage (V2) is an input voltage, where the second voltage (V2) is greater than the first voltage (V1).
    [6]
    6. "L" DC / DC converter, according to claim 3, characterized in that it comprises "n" levels where each level "i" is comprised between 1 and n, and where each level "i" comprises: an i-third transistor ( Qi.3), an i-first transistor (Qi.1), an i-second transistor (Qi.2) and an i-fourth transistor (Qi.4) connected in series, and an first coil (Li.1) and an i-second coil (Li.2); such that the i-first transistor (Qi.1) and the i-second transistor (Qi.2) are connected in series and connect to the first voltage (V1) through the i-first coil (Li.1) and the i-second coil (Li.2), respectively, and with the second voltage (V2) by means of the i-third transistor (Qi.3) and the i-fourth transistor (Qi.4), respectively, the point of interconnection (B, C, D) between the i-first transistor (Qi.1) and the i-second transistor (Qi.2) connected to the interconnection point (A) between the first capacitor (C1) and the second capacitor ( C2).
    [7]
    7. "L" DC / DC converter, according to claim 6, characterized in that when the third transistor (Q3), the fourth transistor (Q4), the i-third transistor (Qi.3), the i-fourth transistor ( Qi.4) work as diodes (D3, D4, Di.3, Di.4) in reverse bias, the first voltage (V1) is an input voltage and the second voltage (V2) is an output voltage, where the second voltage (V2) is greater than the first voltage (V1).
    [8]
    8. "L" DC / DC converter, according to claim 6, characterized in that when the first transistor (Q1), the second transistor (Q2), the i-first transistor (Qi.1) and the i-second transistor (Qi.2) works as diodes (D1, D2, Di.1, Di.2) in reverse bias, the first voltage (V1) is an output voltage and the second voltage (V2) is an input voltage, where the second voltage (V2) is greater than the first voltage (V1).
    [9]
    9. DC / DC converter in "L", according to any one of the preceding claims, characterized in that additionally switches (P1, P2, P3, P4) to connect an input and an output of the circuit with the first voltage (V1) and with the second voltage (V2) interchangeably.
    类似技术:
    公开号 | 公开日 | 专利标题
    US9571006B2|2017-02-14|Multi-level half bridge with sequenced switch states
    ES2638411T3|2017-10-20|Integrated magnetic transformer set
    ES2674362T3|2018-06-29|Three-phase power converter device
    ES2752327T3|2020-04-06|Multiple input uninterruptible power supply with AC voltage output
    US20190058416A1|2019-02-21|Single-Phase Five-Level Active Clamping Converter Unit and Converter
    US10389271B2|2019-08-20|Single-phase four-level inverter circuit topology and three-phase four-level inverter circuit topology
    JP2015012621A5|2016-04-14|
    US9270166B2|2016-02-23|Power factor improvement circuit
    US9124169B2|2015-09-01|Autotransformer system reducing total harmonic distortion
    US10084378B2|2018-09-25|Single-inductor multi-output converter
    CA2895286A1|2014-07-31|Ac-ac converter device
    ES2353063T3|2011-02-25|WELDING POSITION BY ELECTRIC ARC WITH A QUASI-RESONANT SOFT SWITCHING WAVE.
    WO2016134527A1|2016-09-01|Power converter and power conversion method
    JP6232944B2|2017-11-22|Multi-level power converter
    WO2013149633A9|2013-12-05|A power converter
    JP5362657B2|2013-12-11|Power converter
    US10250159B2|2019-04-02|Five-level inverter topology with high voltage utilization ratio
    ES2767473A1|2020-06-17|DC/DC "L" CONVERTER |
    US10312825B2|2019-06-04|Five-level half bridge inverter topology with high voltage utilization ratio
    US10277146B2|2019-04-30|Half bridge inverter units and inverter thereof
    Ghosh et al.2019|Dual polarity DC–DC converter integrated grid-tied single-phase transformer less inverter for solar application
    JP2013258863A|2013-12-26|Multilevel power converter
    JP5741199B2|2015-07-01|Rectifier snubber circuit
    ES2625336T3|2017-07-19|Voltage converter comprising a storage inductor with a winding and a storage inductor with two winding
    AU2012331406B2|2017-05-11|Voltage converter having a first parallel circuit
    同族专利:
    公开号 | 公开日
    EP3902131A4|2022-03-02|
    WO2020128122A1|2020-06-25|
    EP3902131A1|2021-10-27|
    ES2767473B2|2020-11-03|
    US20220077782A1|2022-03-10|
    引用文献:
    公开号 | 申请日 | 公开日 | 申请人 | 专利标题
    US20020047693A1|2000-10-23|2002-04-25|Yu-Ming Chang|Zero voltage, zero current switching boost converter|
    US20120319664A1|2011-06-20|2012-12-20|Fuji Electric Co., Ltd.|Dc power supply system|
    US20150084611A1|2013-09-25|2015-03-26|Cree, Inc.|Boost converter with reduced switching loss and methods of operating the same|
    US20160072387A1|2014-09-10|2016-03-10|Fronius International Gmbh|Dc/dc converter|
    法律状态:
    2020-06-17| BA2A| Patent application published|Ref document number: 2767473 Country of ref document: ES Kind code of ref document: A1 Effective date: 20200617 |
    2020-11-03| FG2A| Definitive protection|Ref document number: 2767473 Country of ref document: ES Kind code of ref document: B2 Effective date: 20201103 |
    优先权:
    申请号 | 申请日 | 专利标题
    ES201831230A|ES2767473B2|2018-12-17|2018-12-17|DC / DC CONVERTER IN "L"|ES201831230A| ES2767473B2|2018-12-17|2018-12-17|DC / DC CONVERTER IN "L"|
    PCT/ES2019/070790| WO2020128122A1|2018-12-17|2019-11-19|L-shaped dc/dc converter|
    US17/414,362| US20220077782A1|2018-12-17|2019-11-19|L-Shaped DC/DC Converter|
    EP19900074.6A| EP3902131A4|2018-12-17|2019-11-19|L-shaped dc/dc converter|
    [返回顶部]